CLAIMS

We claim:

1	1. An integrated circuit layout, said integrated circuit layout
2	comprising:
3	a plurality of circuit modules;
4	a first interconnect line layer, said first interconnect line layer having a preferred
5	horizontal direction of interconnect lines;
6	a second interconnect line layer, said second interconnect line layer with having a
7	preferred vertical direction of interconnect lines; and
8	a third interconnect line layer, said third interconnect line layer having a first
9	diagonal preferred direction of interconnect lines;
10	wherein said plurality of interconnect lines couple said plurality of circuit modules and at
11	least one pair of parallel interconnect lines on one of said interconnect line layers are
12	closer than line-to-via spacing using gridless routing.
1	2. The integrated circuit layout as claimed in claim 1, said integrated
2	circuit layout further comprising:
3	a fourth interconnect line layer, said fourth interconnect line layer having a second
4	diagonal preferred direction of interconnect lines, said second diagonal
5	preferred direction orthogonal to said first diagonal preferred direction.

DHJ --46--

SPLX.P0006

1	3. The integrated circuit layout as claimed in claim 2 wherein said
2	first diagonal preferred direction is approximately forty-five degrees relative to said
3	preferred horizontal direction and said second diagonal preferred direction is
4	approximately negative forty-five degrees relative to said preferred horizontal direction.
1	4. The integrated circuit layout as claimed in claim 1, said integrated
2	circuit layout further comprising:
3	a fourth interconnect line layer, said fourth interconnect line layer having a
4	preferred horizontal direction of interconnect lines.
1	5. The integrated circuit layout as claimed in claim 4, said integrated
2	circuit layout further comprising:
3	a fifth interconnect line layer, said fifth interconnect line layer having a second
4	diagonal preferred direction of interconnect lines, said second diagonal
5	preferred direction orthogonal to said first diagonal preferred direction.
1	6. The integrated circuit layout as claimed in claim 1, said integrated
2	circuit layout further comprising:
3	a fourth interconnect line layer, said fourth interconnect line layer having a second
4	diagonal preferred direction of interconnect lines;

reliably.

3

5	wherein said first diagonal preferred direction is approximately sixty degrees relative to
6	said preferred horizontal direction and said second diagonal preferred direction is
7	approximately negative sixty degrees relative to said preferred horizontal direction.
1	7. The integrated circuit layout as claimed in claim 1, said integrated
2	circuit layout further comprising:
3	a fourth interconnect line layer, said fourth interconnect line layer having a second
4	diagonal preferred direction of interconnect lines;
5	wherein said first diagonal preferred direction is approximately negative sixty degrees
6	relative to said preferred horizontal direction and said second diagonal preferred direction
7	is approximately positive thirty degrees relative to said preferred horizontal direction.
	A
1	8. The integrated circuit layout as claimed in claim 1 wherein said
2	integrated circuit layout is formed by compacting a gridded integrated circuit layout.
1	9. The integrated circuit layout as claimed in claim 1 wherein said
2	pair of parallel interconnect lines may be placed as close together as can be manufactured
_	pair of paramet interconnect fines may be placed as close together as can be maintractured

DHJ --48-- SPLX.P0006

10. The integrated circuit layout as claimed in claim 1 wherein vias
couple interconnect lines on different interconnect line layers.
11. A method of laying out an integrated circuit, said method
comprising:
placing a plurality of circuit modules;
routing a first interconnect line layer, said first interconnect line layer having a
preferred horizontal direction of interconnect lines;
routing a second interconnect line layer, said second interconnect line layer with
having a preferred vertical direction of interconnect lines; and
routing a third interconnect line layer, said third interconnect line layer having a
first diagonal preferred direction of interconnect lines;
wherein said plurality of interconnect lines couple said plurality of circuit modules and at
least one pair of parallel interconnect lines on one of said interconnect line layers are
closer than line-to-via spacing using gridless routing.
1 '
12. The method of laying out said integrated circuit layout as claimed
in claim 11, said method further comprising:
routing a fourth interconnect line layer, said fourth interconnect line layer having a
second diagonal preferred direction of interconnect lines, said second diagonal
preferred direction orthogonal to said first diagonal preferred direction.

1	13. The method of laying out said integrated circuit layout as claimed
2	in claim 11, said method wherein said first diagonal preferred direction is approximately
3	forty-five degrees relative to said preferred horizontal direction and said second diagonal
4	preferred direction is approximately negative forty-five degrees relative to said preferred
5	horizontal direction.
1	14. The method of laying out said integrated circuit layout as claimed
2	in claim 11, said method further comprising:
3	routing a fourth interconnect line layer, said fourth interconnect line layer having a
4	preferred horizontal direction of interconnect lines.
	\downarrow
	#
1	15. The method of laying out said integrated circuit layout as claimed
2	in claim 14, said method further comprising:
3	routing a fifth interconnect line layer, said fifth interconnect line layer having a
4	second diagonal preferred direction of interconnect lines, said second diagonal
5	preferred direction orthogonal to said first diagonal preferred direction.
1	16. The method of laying out said integrated circuit layout as claimed
2	in claim 11, said method further comprising:
3	routing a fourth interconnect line layer, said fourth interconnect line layer having
4	second diagonal preferred direction of interconnect lines;

5	wherein said first diagonal preferred direction is approximately sixty degrees relative to
6	said preferred horizontal direction and said second diagonal preferred direction is
7	approximately negative sixty degrees relative to said preferred horizontal direction.
1	17. The method of laying out said integrated circuit layout as claimed
2	in claim 11, said method further comprising:
3	routing a fourth interconnect line layer, said fourth interconnect line layer having
4	second diagonal preferred direction of interconnect lines;
5	wherein said first diagonal preferred direction is approximately negative sixty degrees
6	relative to said preferred horizontal direction and said second diagonal preferred direction
7	is approximately positive thirty degrees relative to said preferred horizontal direction.
1	18. The method of laying out said integrated circuit layout as claimed
2	in claim 11 wherein said integrated circuit layout is formed by compacting a gridded
3	integrated circuit layout.
1	19. The method of laying out said integrated circuit layout as claimed
2	in claim 11 wherein said pair of parallel interconnect lines may be placed as close
3	together as can be manufactured reliably

1	20. The method of laying out said integrated circuit layout as claimed
2	in claim 11 wherein vias couple interconnect lines on different interconnect line layers.
1	21. An integrated circuit, said integrated circuit layout comprising:
2	a plurality of circuit modules;
3	a first interconnect wiring layer, said first interconnect wiring layer having a
4	plurality of parallel interconnect wires in horizontal direction;
5	a second interconnect wiring layer, said second interconnect wiring layer having a
6	plurality of parallel interconnect wires in vertical direction; and
7	a third interconnect wiring layer, said third interconnect wiring layer having a
8	plurality of parallel interconnect wires in a first diagonal direction;
9	wherein said plurality of interconnect wires couple said plurality of circuit modules and at
10	least one pair of parallel interconnect wires on one of said interconnect wiring layers are
11	closer than line-to-via spacing.
1	22. The integrated circuit as claimed in claim 21, said integrated circuit
2	further comprising:
3	a fourth interconnect wiring layer, said fourth interconnect wiring layer having a
4	plurality of parallel interconnect wires in a second diagonal direction, said
5	second diagonal direction orthogonal to said first diagonal direction.

1	23. The integrated circuit as claimed in claim 22 wherein said first
2	diagonal direction is approximately forty-five degrees relative to said horizontal direction
3	and said second diagonal direction is approximately negative forty-five degrees relative to
4	said horizontal direction.
1	24. The integrated circuit as claimed in claim 21, said integrated circuit
2	further comprising:
3	a fourth interconnect wiring layer, said fourth interconnect wiring layer having a
4	plurality of parallel interconnect wires in a horizontal direction.
1	25. The integrated circuit as claimed in claim 24, said integrated circuit
2	further comprising:
3	a fifth interconnect wiring layer, said fifth interconnect wiring layer having a
4	plurality of parallel interconnect wires in a second diagonal direction, said
5	second diagonal direction orthogonal to said first diagonal direction.
1	26. The integrated circuit as claimed in claim 21, said integrated circuit
2	further comprising:
3	a fourth interconnect wiring layer, said fourth interconnect wiring layer having a
4	plurality of parallel interconnect wires in a second diagonal direction;

DHJ --53-- SPLX.P0006

5	wherein said first diagonal direction is approximately sixty degrees relative to said
6	horizontal direction and said second diagonal direction is approximately negative sixty
7	degrees relative to said horizontal direction.
1	27. The integrated circuit as claimed in claim 21, said integrated circuit
2	further comprising:
3	a fourth interconnect wiring layer, said fourth interconnect wiring layer having a
4	plurality of parallel interconnect wires in a second diagonal direction;
5	wherein said first diagonal direction is approximately negative sixty degrees relative to
6	said horizontal direction and said second diagonal direction is approximately positive
7	thirty degrees relative to said horizontal direction.
1	28. The integrated circuit as claimed in claim 21 wherein said
2	integrated circuit is formed from a compacted integrated circuit layout created by
3	compacting a gridded integrated circuit layout.

1 29. The integrated circuit as claimed in claim 21 wherein said parallel 2 interconnect wires may be placed as close together as can be manufactured reliably.

DHJ --54-- SPLX.P0006

1	one integrated circuit as claimed in claim 21 wherein vias couple
2	interconnect wires on different interconnect wiring layers.
1	31. A method of constructing an integrated circuit, said method
2	comprising:
3	creating a plurality of circuit modules;
4	creating a first interconnect wiring layer, said first interconnect wiring layer
5	having a plurality of parallel interconnect wires in a horizontal direction;
6	creating a second interconnect wiring layer, said second interconnect wiring layer
7	having a plurality of parallel interconnect wires in a vertical direction; and
8	creating a third interconnect wiring layer, said third interconnect wiring layer
9	having a plurality of parallel interconnect wires in a first diagonal direction;
10	wherein said plurality of interconnect wires couple said plurality of circuit modules and a
11	least one pair of parallel interconnect wires on one of said interconnect wiring layers are
12	closer than line-to-via spacing.
1	32. The method of constructing said integrated circuit as claimed in
2	claim 31, said method further comprising:
3	creating a fourth interconnect wiring layer, said fourth interconnect wiring layer
4	having a plurality of parallel interconnect wires in a second diagonal direction
5	said second diagonal direction orthogonal to said first diagonal direction.
	i i

1	33. The method of constructing said integrated circuit as claimed in
2	claim 31, said method wherein said first diagonal direction is approximately forty-five
3	degrees relative to said horizontal direction and said second diagonal direction is
4	approximately negative forty-five degrees relative to said horizontal direction.
1	34. The method of constructing said integrated circuit as claimed in
2	claim 31, said method further comprising:
3	creating a fourth interconnect wiring layer, said fourth interconnect wiring layer
4	having a plurality of parallel interconnect wires in a horizontal direction.
1	35. The method of constructing said integrated circuit as claimed in
2	claim 34, said method further comprising:
3	creating a fifth interconnect wiring layer, said fifth interconnect wiring layer
4	having a plurality of parallel interconnect wires in a second diagonal direction,
5	said second diagonal direction orthogonal to said first diagonal direction.
1	36. The method of constructing said integrated circuit as claimed in
2	claim 31, said method further comprising:
3	creating a fourth interconnect wiring layer, said fourth interconnect wiring layer
4	having a plurality of parallel interconnect wires in a second diagonal direction;

1

2

3

1

2

3

- 5 wherein said first diagonal direction is approximately sixty degrees relative to said
- 6 horizontal direction and said second diagonal direction is approximately negative sixty
- 7 degrees relative to said horizontal direction.
- 1 37. The method of constructing said integrated circuit as claimed in 2 claim 31, said method further comprising:
- creating a fourth interconnect wiring layer, said fourth interconnect wiring layer

 having a plurality of parallel interconnect wires in a second diagonal direction;

 wherein said first diagonal direction is approximately negative sixty degrees relative to

 said horizontal direction and said second diagonal direction is approximately positive

 thirty degrees relative to said horizontal direction.



- 38. The method of constructing integrated circuit as claimed in claim
 31 wherein said integrated circuit is manufactured from a compacted integrated circuit layout created by compacting a gridded integrated circuit layout.
- 39. The method of constructing said integrated circuit as claimed in claim 31 wherein parallel interconnect wires on specific interconnect wiring layer may be placed as close together as can be manufactured reliably.

1	40. The method of constructing said integrated circuit as claimed in
2	claim 31 wherein vias couple interconnect wires on different interconnect wiring layers.
1	41. A method of creating a compacted non Manhattan integrated
2	circuit layout, said method comprising:
3	creating a group of horizontal interconnect lines and diagonal interconnect lines
4	sorted by relative vertical position;
5	vertically compacting said group of horizontal interconnect lines and diagonal
6	interconnect lines sorted by relative vertical position;
7	creating a group of vertical interconnect lines and diagonal interconnect lines
8	sorted by relative horizontal position; and
9	horizontally compacting said group of vertical interconnect lines and diagonal
10	interconnect lines sorted by relative horizontal position.
1	42. The method of claim 41 wherein creating said group of horizontal
2	interconnect lines and diagonal interconnect lines sorted by relative vertical position
3	comprises creating more than one subgroups of horizontal or diagonal interconnect lines
4	that are independent.

comprise minus 45° angle interconnect lines.

The method of claim 42 wherein a vertical interconnect line in a

first subgroup may be related to a diagonal interconnect line in a second subgroup.

2

1

2

43.

ű
4
[
TU
=
=
ŧ
÷12
-

	1	48. The method of claim 41 wherein creating a group of horizontal and
	2	diagonal interconnect lines sorted by relative vertical position comprises creating a graph
	3	of horizontal and diagonal interconnect lines arranged by relative vertical position.
	1	49. The method of claim 41 wherein said diagonal interconnect lines
	2	comprise 60° angle interconnect lines.
] [1	50. The method of claim 41 wherein said steps of compacting
I	2	comprise routing interconnect lines around obstacles.
,	1	A method of laying out an integrated circuit, said method comprising:
	2	routing a first layer with a horizontal layer using a first defined wiring pitch;
	3	routing a second layer with a vertical layer using said first defined wiring pitch;
	4	routing a third layer with a first diagonal layer using said second defined wiring
	5	pitch;
	6	routing a fourth layer with a second diagonal layer using said second defined
	7	wiring pitch; and
	8	creating a first via at a first location where interconnect lines from at least three
	9	layers intersect.
		i

1	52. The method of claim 51 wherein said first diagonal layer comprises
2	interconnect lines at approximately 45 degrees.
1	53. The method of claim 531 wherein said first fist defined wiring
2	pitch equals said second defined wiring pitch.
1	54. The method of claim 51 further comprising:
2	creating a second via at a second location where interconnect lines from at least
3	two layers intersect and adding a zag to couple an interconnect line from a
4	third layer to said second via.
	+
1	55. A method of laying out an integrated circuit, said method
2	comprising:
3	routing a first layer with a horizontal layer using a first defined wiring pitch;
4	routing a second layer with a vertical layer using said first defined wiring pitch;
5	routing a third layer with a first diagonal layer using said second defined wiring
6	pitch;
7	routing a fourth layer with a second diagonal layer using said second defined
8	wiring pitch; and

	9	9 creating a first via a a first location where interconnect lines from two layers		
	10	intersect and adding a zag to couple an interconnect line from a third layer to		
	11	said second via.		
	1	56. The method of claim 55 wherein said first diagonal layer comprises		
	2	interconnect lines at approximately 45 degrees.		
9	1	57. The method of claim 55 wherein said first fist defined wiring pitch		
	2	equals said second defined wiring pitch.		
11 -3	1	58. The method of claim 55 further comprising:		
	2	creating a second via at a second location where interconnect lines from at least		
TITITI	3	three layers intersect.		
	, ¹ \ ⁄o	59. A method of simulating Euclidean wiring, said method comprising		

determining a preferred wiring angle for a metal layer;

determining a ratio of an interconnect line length along a first direction to a diagonal interconnect line length along a second direction that is approximately 45 degrees from said first direction to create a simulated

6

4

5

interconnect line along said preferred wiring angle; and

SPLX.P0006

48 p3

1

2

3

1

3

5

6

7

routing said metal layer using said preferred wiring angle.

60. The method of claim 59 wherein said first direction is horizontal

2 and said second direction is 45 degrees.

- 61. The method of according to claim 59 further comprising: routing a first interconnect line along said preferred wiring angle by connecting alternating pairs of an interconnect line length along said first direction and a diagonal interconnect line length along said second direction.
- 62. A method of simulating Euclidean wiring, said method comprising: determining a preferred wiring angle for a metal layer; determining a ratio of a first interconnect line length along a first direction to a second interconnect line length along a second direction that is approximately 90 degrees from said first direction to create a simulated interconnect line along said preferred wiring angle; and routing said metal layer using said preferred wiring angle.



63. The method of claim 62 wherein said first direction is horizontal and said second direction is vertical.

	1	~
50	16 ² p	3
	1	

64. The method of according to claim 62 further comprising: routing a first interconnect line along said preferred wiring angle by connecting alternating pairs of an interconnect line length along said first direction and an orthogonal interconnect line length along said second direction.

ripile rroechu

comprising:

a plurality of circuit modules;

a first interconnect line layer, said first interconnect line layer having a preferred horizontal direction of interconnect lines;

a second interconnect line layer, said second interconnect line layer with having a preferred vertical direction of interconnect lines; and a third interconnect line layer, said third interconnect line layer having a first arbitrary diagonal preferred direction;

wherein interconnect lines on said third interconnect line layer comprise a plurality of alternating interconnect line subsegments wherein a first subsegment is horizontal and a

DHJ --64-- SPLX.P0006

second subsegment is approximately 45 degrees diagonal to said first subsegment.

sub3	7
	3

4

5

6

7

66. The integrated circuit layout as claimed in claim 65, said integrated circuit layout further comprising:

a fourth interconnect line layer, said fourth interconnect line layer having a second diagonal preferred direction, said second diagonal preferred direction orthogonal to said first diagonal preferred direction wherein interconnect lines on said fourth interconnect line layer comprise a plurality of alternating interconnect line subsegments.

1 2 3

67. The integrated circuit layout as claimed in claim 66 wherein said first diagonal preferred direction is approximately forty-five degrees relative to said preferred horizontal direction and said second diagonal preferred direction is approximately negative forty-five degrees relative to said preferred horizontal direction.

1 2 4₃/

5

6

7

68. The integrated circuit layout as claimed in claim 66, said integrated circuit layout further comprising:

a fifth interconnect line layer, said fifth interconnect line layer having a second diagonal preferred direction, said second diagonal preferred direction orthogonal to said first diagonal preferred direction wherein interconnect lines on said fifth interconnect line layer comprise a plurality of alternating interconnect line subsegments.

179
is and
jeg.
£ .
=
i
I
H

	1	6. A method of laying out an integrated circuit, said method
, \	27	comprising:
D	3	placing a plurality of circuit modules;
"	4	routing a first interconnect line layer, said first interconnect line layer having a
	5	preferred horizontal direction of interconnect lines;
	6	routing a second interconnect line layer, said second interconnect line layer with
	7	having a preferred vertical direction of interconnect lines; and
	8	routing a third interconnect line layer, said third interconnect line layer having a
	9	first preferred diagonal direction;
	10	wherein interconnect lines on said third interconnect line layer comprise a plurality of
<u>o</u>	11	alternating interconnect line subsegments wherein a first subsegment is horizontal and a
	12	second subsegment is approximately 45 degrees diagonal to said first subsegment
======================================		
ŧ		
TENTAL TENTE	1	70. The method of laying out said integrated circuit layout as claimed
	2	in claim 69, said method further comprising:
	3	routing a fourth interconnect line layer, said fourth interconnect line layer having a
	4	second diagonal preferred direction, said second diagonal preferred direction
	5	orthogonal to said first diagonal preferred direction wherein interconnect lines
	6	on said fourth interconnect line layer comprise a plurality of alternating
	7	interconnect line subsegments.

The method of laying out said integrated circuit layout as claimed 71. in claim 69, said method wherein said first diagonal preferred direction is approximately

- forty-five degrees relative to said preferred horizontal direction and said second diagonal
- 4 preferred direction is approximately negative forty-five degrees relative to said preferred
- 5 horizontal direction.

Add AS > separate